

50 MHz to 9 GHz 65 dB TruPwr Detector

ADL5902

FEATURES

Accurate rms-to-dc conversion from 50 MHz to 9 GHz Single-ended input dynamic range of 65 dB No balun or external input matching required Waveform and modulation independent, such as GSM/CDMA/W-CDMA/TD-SCDMA/WiMAX/LTE Linear-in-decibels output, scaled 53 mV/dB Transfer function ripple: <±0.1 dB Temperature stability: <±0.3 dB All functions temperature and supply stable Operates from 4.5 V to 5.5 V from −40°C to +125°C Power-down capability to 1.5 mW Pin-compatible with the 50 dB dynamic range AD8363

APPLICATIONS

Rev. 0

Power amplifier linearization/control loops Transmitter power controls Transmitter signal strength indication (TSSI) RF instrumentation

GENERAL DESCRIPTION

The ADL5902 is a true rms responding power detector that has a 65 dB measurement range when driven with a single-ended 50 Ω source. This feature makes the ADL5902 frequency versatile by eliminating the need for a balun or any other form of external input tuning for operation up to 9 GHz.

The ADL5902 provides a solution in a variety of high frequency systems requiring an accurate measurement of signal power. Requiring only a single supply of 5 V and a few capacitors, it is easy to use and capable of being driven single-ended or with a balun for differential input drive. The ADL5902 can operate from 50 MHz to 9 GHz and can accept inputs from −62 dBm to at least +3 dBm with large crest factors, such as GSM, CDMA, W-CDMA, TD-SCDMA, WiMAX, and LTE modulated signals.

The ADL5902 can determine the true power of a high frequency signal having a complex low frequency modulation envelope or can be used as a simple low frequency rms voltmeter. Used as a power measurement device, VOUT is connected to VSET. The output is then proportional to the

FUNCTIONAL BLOCK DIAGRAM

logarithm of the rms value of the input. In other words, the reading is presented directly in decibels and is scaled 1.06 V per decade, or 53 mV/dB; other slopes are easily arranged. In controller mode, the voltage applied to VSET determines the power level required at the input to null the deviation from the set point. The output buffer can provide high load currents.

The ADL5902 has 1.5 mW power consumption when powered down by a logic high applied to the PWDN pin. It powers up within approximately 5 μs to its nominal operating current of 73 mA at 25°C. The ADL5902 is supplied in a 4 mm \times 4 mm, 16-lead LFCSP for operation over the wide temperature range of −40°C to +125°C.

The ADL5902 is also pin-compatible with the [AD8363,](http://www.analog.com/AD8363) 50 dB dynamic range TruPwr™ detector. This feature allows the designer to create one circuit layout for projects requiring different dynamic ranges. A fully populated RoHS-compliant evaluation board is available.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

4/10-Revision 0: Initial Version

SPECIFICATIONS

 $V_s = 5$ V, $T_A = 25$ °C, $Z_O = 50$ Ω, single-ended input drive, $R_T = 60.4$ Ω, VOUT connected to VSET, $V_{TGT} = 0.8$ V, $C_{LPF} = 0.1$ μF. Negative current values imply that the ADL5902 is sourcing current out of the indicated pin.

ABSOLUTE MAXIMUM RATINGS

Table 2.

¹ This is for long durations. Excursions above this level, with durations much less than 1 second, are possible without damage.

² No airflow with the exposed pad soldered to a 4-layer JEDEC board.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5$ V, $Z_O = 50$ Ω, single-ended input drive, VOUT connected to VSET, V_{TGT} = 0.8 V, C_{LPF} = 0.1 μF, T_A = +25°C (black), -40°C (blue), +85°C (red), +125°C (orange) where appropriate. Error referred to the best fit line (linear regression) from − 10 dBm to − 40 dBm, unless otherwise indicated. Input RF signal is a sine wave (CW), unless otherwise indicated.

Figure 3. Typical V_{ouT} and Log Conformance Error with Respect to 25°C Ideal *Line over Temperature vs. Input Amplitude at 100 MHz, CW*

Figure 4. Typical V_{OUT} and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 700 MHz, CW

Figure 5. Typical V_{ouT} and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 900 MHz, CW

Figure 6. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 100 MHz

Figure 7. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 700 MHz

Figure 8. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 900 MHz

Figure 9. Typical VOUT and Log Conformance Error with Respect to 25°C Ideal Line over Temperature vs. Input Amplitude at 1.9 GHz, CW

Figure 10. Typical V_{OUT} and Log Conformance Error with Respect to 25°C Ideal *Line over Temperature vs. Input Amplitude at 2.14 GHz, CW*

Figure 11. Typical V_{OUT} and Log Conformance Error with Respect to 25°C Ideal *Line over Temperature vs. Input Amplitude at 2.6 GHz, CW*

Figure 12. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 1.9 GHz

Figure 13. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 2.14 GHz

Figure 14. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 2.6GHz

Figure 15. Typical V_{OUT} and Log Conformance Error with Respect to 25°C Ideal *Line over Temperature vs. Input Amplitude at 3.5GHz, CW*

Figure 16. Typical V_{OUT} and Log Conformance Error with Respect to 25°C Ideal *Line over Temperature vs. Input Amplitude at 5.8 GHz, CW*

Figure 17. Distribution of V_{OUT}, P_{IN} = −10 dBm, 900 MHz

Figure 18. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 3.5 GHz

Figure 19. Distribution of Error with Respect to 25°C over Temperature vs. Input Amplitude, CW, Frequency = 5.8 GHz

Figure 20. Distribution of V_{OUT}, P_{IN} = −60 dBm, 900 MHz

Figure 21. Error from CW Linear Reference vs. Signal Modulation, Frequency = 900 MHz, CLPF = 0.1µF, Three-Point Calibration at 0 dBm, −45 dBm, and −60 dBm

Figure 22. Output Response to RF Burst Input, Carrier Frequency 2.14 GHz, CLPF = 220 pF, Rising Edge

Figure 23. Output Response to RF Burst Input, Carrier Frequency 2.14 GHz, CLPF = 0.1 μF, Rising Edge

Figure 24. Error from CW Linear Reference vs. Signal Modulation, Frequency = 2.14 GHz, CLPF = 0.1 µF, Three-Point Calibration at −10 dBm, −45 dBm, and −60 dBm

Figure 25. Output Response to RF Burst Input, Carrier Frequency 2.14 GHz, CLPF = 220 pF, Falling Edge

Figure 26. Output Response to RF Burst Input, Carrier Frequency 2.14 GHz, CLPF = 0.1 µF, Falling Edge

Figure 27. Distribution of V_{TEMP} Voltage at 25°C, No RF Input

Figure 29. Change in V_{REF} vs. Temperature with Respect to 25°C, RF Input = −40 dBm, Typical Device

Figure 30. VTEMP and Linearity Error with Respect to Straight Line vs. Temperature for Typical Device

Figure 31. Change in VREF vs. Input Amplitude with Respect to −40 dBm, 25°C, Typical Device

Figure 33. Output Response Using Power-Down Mode for Various RF Input Levels Carrier Frequency 2.14 GHz, CLPF = 220 pF

Figure 34. Typical V_{OUT} vs. Frequency for Two RF Input Amplitudes, 50 MHz to 9 GHz

Figure 35. Noise Spectral Density of V_{OUT}, RF Input = -20 dBm, All C_{LPF} Values

THEORY OF OPERATION

The ADL5902 is a 50 MHz to 9 GHz true rms responding detector with a 65 dB measurement range at 2.14 GHz and a greater than 56 dB measurement range at frequencies up to 6 GHz. It incorporates a modifie[d AD8362](http://www.analog.com/AD8362) architecture that increases the frequency range and improves measurement accuracy at high frequencies. Transfer function peak-to-peak ripple has been reduced to <±0.1 dB over the entire dynamic range. Temperature stability of the rms output measurements provides <±0.3 dB error, typically, over the specified temperature range of −40°C to 125°C through proprietary techniques. The device accurately measures waveforms that have a high peak-torms ratio (crest factor).

The ADL5902 consists of a high performance AGC loop. As shown in [Figure 36,](#page-14-2) the AGC loop comprises a wide bandwidth variable gain amplifier (VGA), square law detectors, an amplitude target circuit, and an output driver. For a more detailed description of the functional blocks, see the [AD8362](http://www.analog.com/AD8362) data sheet.

The nomenclature used in this data sheet to distinguish between a pin name and the signal on that pin is as follows:

- The pin name is all uppercase, for example, VPOS, COMM, and VOUT.
- The signal name or a value associated with that pin is the pin mnemonic with a partial subscript, for example, CLPF and V_{OUT}.

SQUARE LAW DETECTOR AND AMPLITUDE TARGET

The VGA gain has the form

$$
G_{SET} = G_O e^{-(V_{SET}/V_{GNS})}
$$
\n(1)

where:

GO is the basic fixed gain.

VGNS is a scaling voltage that defines the gain slope (the decibel change per voltage). The gain decreases with increasing V_{SET} .

The VGA output is

 $V_{SIG} = G_{SET} \times RF_{IN} = G_O \times RF_{IN}$ e $^{-(V_{SET}/V_{GNS})}$ (2)

where RF_{IN} is the ac voltage applied to the input terminals of the ADL5902.

The output of the VGA, V_{SIG} , is applied to a wideband square law detector. The detector provides the true rms response of the RF input signal, independent of waveform. The detector output, I_{SOR} , is a fluctuating current with positive mean value. The difference between Is_{QR} and an internally generated current, I_{TGT} , is integrated by the parallel combination of C_F and the external capacitor attached to the CLPF pin at the summing node. CF is an on-chip 26 pF filter capacitor, and CLPF, the external capacitance connected to the CLPF pin, can be used to arbitrarily increase the averaging time while trading off with the response time. When the AGC loop is at equilibrium

$$
Mean(I_{\text{SQR}}) = I_{TGT} \tag{3}
$$

This equilibrium occurs only when

$$
Mean(V_{SIG}^2) = V_{TGT}^2 \tag{4}
$$

where *V_{TGT}* is the voltage presented at the VTGT pin. This pin can conveniently be connected to the VREF pin through a voltage divider to establish a target rms voltage, V_{ATG} , of \sim 40 mV rms when $V_{\text{TGT}} = 0.8$ V.

Because the square law detectors are electrically identical and well matched, process and temperature dependent variations are effectively cancelled.

Figure 36. Simplified Architecture Details

When forcing the previous identity by varying the VGA setpoint, it is apparent that

$$
RMS(V_{SIG}) = \sqrt{(Mean(V_{SIG}^2))} = \sqrt{(V_{ATG}^2)} = V_{ATG}
$$
 (5)

Substituting the value of V_{SIG} from Equation 2 results in

$$
RMS(G_0 \times RF_{IN} \mathbf{e}^{-(V_{SET}/V_{GNS})}) = V_{ATG} \tag{6}
$$

When connected as a measurement device, $V_{SET} = V_{OUT}$. Solving for V_{OUT} as a function of RF_{IN} ,

$$
V_{OUT} = V_{SLOPE} \times \log_{10}(RMS(RF_{IN})/V_Z)
$$
\n(7)

where:

VSLOPE is 1.06 V/decade (or 53 mV/dB) at 2.14 GHz. V_Z is the intercept voltage.

When $RMS(RF_{IN}) = V_z$, this implies that $V_{OUT} = 0$ V because $log_{10}(1) = 0$. This makes the intercept the input that forces $V_{\text{OUT}} =$ 0 V if the ADL5902 had no sensitivity limit. The PINTERCEPT *(*in decibels relative to 1 milliwatt, that is, dBm*)* corresponding to Vz (in volts) in ADL5902 is given by the following equation:

$$
P_{INTERCEPT} = -(V_{PEDISTAL}/V_{SLOPE}) + P_{MINDET}
$$
\n(8)

where *VPEDISTAL* is the VSET interface's pedestal voltage, and *PMINDET* is the minimum detectable signal in decibels relative to 1 milliwatt, given by the following expression:

$$
P_{MINDET} = dBm (V_{ATG}) - G_0 \tag{9}
$$

where *dBm*(*VATG*) is the equivalent power in decibels relative to 1 milliwatt corresponding to a given V_{TGT} .

Combining Equation 8 and Equation 9 results in

$$
P_{INTERCEPT} = -(V_{PEDISTAL}/V_{SLOPE}) + dBm (V_{ATG}) - G_0 \qquad (10)
$$

For the ADL5902, V_{PEDISTA} is approximately 0.275 V and V_{ATG} is given by $V_{\text{TGT}}/20$. Go is 45 dB below approximately 4 GHz and then decreases at higher frequencies. $V_{TGT} = 0.8$ V; therefore,

$$
V_{\mathit{ATG}} = 40~\mathrm{mV}
$$

and

 $dBm (V_{ATG}) = 10 log_{10}((40 \text{ mV})^2/50 \Omega)/1 \text{ mW}) \approx -14.9 \text{ dBm}$

At 2.14 GHz, $V_{SLOPE} \approx 53$ mV/dB and G_O at 2.14 GHz = 45 dB. This results in a $P_{\text{INTERCEPT}} \approx -65$ dBm. This differs slightly from the value in [Table 1](#page-2-1) due to the choice of calibration points and the slight nonideality of the response.

In most applications, the AGC loop is closed through the setpoint interface and the VSET pin. In measurement mode, VOUT is directly connected to VSET (see the [Measurement](#page-18-0) [Mode Basic Connections s](#page-18-0)ection for more information). In controller mode, a control voltage is applied to VSET, and the VOUT pin typically drives the control input of an amplification or attenuation system. In this case, the voltage at the VSET pin forces a signal amplitude at the RF inputs of the ADL5902 that balances the system through feedback.

RF INPUT INTERFACE

[Figure 37 s](#page-15-2)hows the RF input connections within the ADL5902. The input impedance is set primarily by an internal $2 \, k\Omega$ resistor connected between INHI and INLO. A dc level of approximately half the supply voltage on each pin is established internally. Either the INHI or INLO pin can be used as the single-ended RF input pin. Signal coupling capacitors must be connected from the input signal to the INHI and INLO pins. A single external 60.4 Ω resistor to ground from the desired input creates an equivalent 50 Ω impedance over a broad section of the operating frequency range. The other input pin should be RF ac-coupled to common (ground). The input signal high-pass corner formed by the input coupling capacitor's internal and external resistances is

$$
f_{\text{HIGHPASS}} = 1/(2 \times \pi \times 50 \times C) \tag{11}
$$

where *C* is the capacitance in farads and *fHIGHPASS* is in hertz. The input coupling capacitors must be large enough in value to pass the input signal frequency of interest and determine the low end of the frequency response. INHI and INLO can also be driven differentially using a balun.

Extensive ESD protection is employed on the RF inputs, and this protection limits the maximum possible input to the ADL5902.

SMALL SIGNAL LOOP RESPONSE

The ADL5902 uses a VGA in a loop to force a squared RF signal to be equal to a squared dc voltage. This nonlinear loop can be simplified and solved for a small signal loop response. The lowpass corner pole is given by

$$
Freq_{LP} \approx 1.83 \times I_{TGT}/(C_{LPF})
$$
\n(12)

where: *I*_{TGT} is in amperes. *CLPF* is in farads. *FreqLP* is in hertz.

ITGT is derived from VTGT; however, ITGT is a squared value of V_{TGT} multiplied by a transresistance, namely

$$
I_{TGT} = g_m \times V_{TGT}^2 \tag{13}
$$

 g_m is approximately 18.9 μs; therefore, with V_{TGT} equal to the typically recommended 0.8 V, ITGT is approximately 12 μA. The value of this current varies with temperature; therefore, the small signal pole varies with temperature. However, because the RF squaring circuit and dc squaring circuit track with temperature,

there is no temperature variation contribution to the absolute value of VOUT.

For CW signals,

 $Freq_{LP} \approx 67.7 \times 10^{-6}/(C_{LPF})$ (14)

However, signals with large crest factors include low pseudorandom frequency content that must be either filtered out or sampled and averaged out (see the [Choosing a Value for CLPF](#page-19-2) section for more information).

TEMPERATURE SENSOR INTERFACE

The ADL5902 provides a temperature sensor output with a scaling factor of the output voltage of approximately 4.9 mV/°C. The output is capable of sourcing 4 mA and sinking 50 μA maximum at 25°C. An external resistor can be connected from TEMP to COMM to provide additional current sink capability. The typical output voltage at 25°C is approximately 1.4 V.

Figure 38. TEMP Interface Simplified Schematic

VREF INTERFACE

The VREF pin provides an internally generated voltage reference for the user. The VREF voltage is a temperature stable 2.3 V reference that is capable of sourcing 4 mA and sinking 50 μA maximum. An external resistor can be connected from VREF to COMM to provide additional current sink capability. The voltage on this pin can be used to drive the TADJ/PWDN and VTGT pins.

Figure 39. VREF Interface Simplified Schematic

08218-143

TEMPERATURE COMPENSATION INTERFACE

While the ADL5902 has a highly stable measurement output with respect to temperature using proprietary techniques, for optimal performance, the output temperature drift must be compensated for using the TADJ pin. The absolute value of compensation varies with frequency and V_{TGT} [. Table 4 s](#page-16-5)hows the recommended voltages for VTADJ to maintain a temperature drift error of typically ±0.5 dB or better over the intended temperature range (−40°C < TA < +85°C) when driven single-ended and $V_{TGT} = 0.8 V$.

Table 4. Recommended V_{TADI} for Selected Frequencies

The values i[n Table 4 w](#page-16-5)ere chosen to give the best drift performance at the high end of the usable dynamic range over the −40°C to +85°C temperature range. There is often a trade off in setting values, and optimizing for one area of the dynamic range may mean less than optimal drift performance at other input amplitudes.

Compensating the device for temperature drift using TADJ allows for great flexibility. If the user requires minimum temperature drift at a given input power, a subset of the dynamic range, or even over a different temperature range than shown in this data sheet, the V_{TADI} can be swept while monitoring V_{OUT} over the temperature at the frequency and amplitude of interest. The optimal V_{TADI} to achieve minimum temperature drift at a given power and frequency is the value of VTADJ where the output has minimum movement.

Figure 40. Effect of V_{TADJ} at Various Temperatures, 2.14 GHz, −10 dBm

Varying V_{TADJ} has only a very slight effect on Vout at device temperatures near 25°C; however, the compensation circuit has more and more effect as the temperature departs farther from 25°C.

The TADJ pin has a high input impedance and can be conveniently driven from an external source or from an attenuated value of V_{REF} using a resistor divider. [Table 4](#page-16-5) gives suggested voltage divider values to generate the required voltage from V_{REF} . The resistors are shown in the evaluation board schematic (see [Figure 54\)](#page-24-1). V_{REF} does change slightly with temperature and also input RF amplitude; however, the amount of change is unlikely to result in a significant effect on the final temperature

stability of the RF measurement system. Typically, the temperature compensation circuit responds only to voltages between 0 and $V_s/2$, or about 2.5 V when $V_s = 5$ V.

[Figure 41](#page-17-5) in the [Power-Down Interface](#page-17-0) section shows a simplified schematic representation of the TADJ/PWDN interface.

POWER-DOWN INTERFACE

The quiescent and disabled currents for the ADL5902 at 25°C are approximately 73 mA and 300 µA, respectively. The dual function TADJ/PWDN pin is connected to the temperature compensation circuit as well as the power-down circuit. Typically, the temperature compensation circuit responds only to voltages between 0 and Vs/2, or about 2.5 V when $V_s = 5$ V.

When the voltage on this pin is greater than $V_s - 0.1$ V, the device is fully powered down[. Figure 32](#page-12-0) shows this characteristic as a function of VPWDN. Note that, because of the design of this section of the ADL5902, as VPWDN passes through a narrow range at ~4.5 V (or ~ $V_s - 0.5$ V), the TADJ/PWDN pin sinks approximately 500 µA. The source used to disable the ADL5902 must have a sufficiently high current capability for this reason. [Figure 33](#page-13-0) shows the typical response times for various RF input levels. The output reaches within 0.1 dB of its steadystate value in approximately 5 µs; however, the reference voltage is available to full accuracy in a much shorter time. This wake-up response varies depending on the input coupling and CLPF.

Figure 41. TADJ/PWDN Interface Simplified Schematic

VSET INTERFACE

The VSET interface has a high input impedance of 72 k Ω . The voltage at VSET is converted to an internal current used to set the internal VGA gain. The VGA attenuation control is approximately 19 dB/V.

Figure 42. VSET Interface Simplified Schematic

OUTPUT INTERFACE

The ADL5902 incorporates rail-to-rail output drivers with pullup and pull-down capabilities. The closed-loop, − 3dB bandwidth from the input of the output amplifier to the output with

no load is approximately 58 MHz with a single-pole roll off of approximately −20 dB/decade. The output noise is approximately 25 nV/ \sqrt{Hz} at 100 kHz. The VOUT pin can source and sink up to 10 mA. There is also an internal load from VOUT to COMM of 2500 Ω.

Figure 43. VOUT Interface Simplified Schematic

VTGT INTERFACE

The target voltage can be set with an external source or by connecting the VREF pin (nominally 2.3 V) to the VTGT pin through a resistive voltage divider. With 0.8 V on the VTGT pin, the rms voltage that must be provided by the VGA to balance the AGC feedback loop is 0.8 V \times $0.05 = 40$ mV rms. Most of the characterization information in this data sheet was collected at V_{TGT} = 0.8 V. Voltages higher and lower than this can be used; however, doing so increases or decreases the gain at the internal squaring cell, which results in a corresponding increase or decrease in intercept. This, in turn, affects the sensitivity and the usable measurement range, in addition to the sensitivity to different carrier modulation schemes. As V_{TGT} decreases, the squaring circuits produce more noise; this becomes noticeable in the output response at low input signal amplitudes. As V_{TGT} increases, measurement error due to modulation increases and temperature drift tends to decrease. The chosen V_{TGT} value of 0.8 V represents a compromise between these characteristics.

BASIS FOR ERROR CALCULATIONS

The slope and intercept used in the error plots are calculated using the coefficients of a linear regression performed on data collected in its central operating range. The error plots in th[e Typical](#page-8-0) [Performance Characteristics s](#page-8-0)ection are shown in two formats: error from the ideal line and error with respect to the 25°C output voltage. The error from the ideal line is the decibel difference in V_{OUT} from the ideal straight-line fit of V_{OUT}

calculated by the linear-regression fit over the linear range of the detector, typically at 25°C. The error in decibels is calculated by

$$
Error (dB) = (V_{OUT} - Slope \times (P_{IN} - P_{Z})) / Slope
$$
 (15)

where P_Z is the x-axis intercept expressed in decibels relative to 1 milliwatt (the input amplitude that would produce a 0 V output if such an output were possible).

The error from the ideal line is not a measure of absolute accuracy because it is calculated using the slope and intercept of each device. However, it verifies the linearity and the effect of temperature and modulation on the response of the device. An example of this type of plot is [Figure 3.](#page-8-1) The slope and intercept that form the ideal line are those at 25°C with CW modulation. [Figure 21](#page-11-0) an[d Figure 24 s](#page-11-1)how the error with various popular forms of modulation with respect to the ideal CW line. This method for calculating error is accurate, assuming that each device is calibrated at room temperature.

In the second plot format, the V_{OUT} voltage at a given input amplitude and temperature is subtracted from the corresponding V_{OUT} at 25°C and then divided by the 25°C slope to obtain an error in decibels. This type of plot does not provide any information on the linear-in-dB performance of the device; it merely shows the decibel equivalent of the deviation of Vour over temperature, given a calibration at 25°C. When calculating error from any one particular calibration point, this error format is accurate. It is accurate over the full range shown on the plot assuming that enough calibration points are used. [Figure 6](#page-8-2) shows this plot type.

The error calculations for [Figure 30](#page-12-1) are similar to those for the V_{OUT} plots. The slope and intercept of the V_{TEMP} function vs. temperature are determined and applied as follows:

$$
Error (°C) = (V_{TEMP} - Slope \times (Temp - TZ))/Slope
$$
 (16)

where:

TZ is the x-axis intercept expressed in degrees Celsius (the temperature that would result in a V_{TEMP} of 0 V if this were possible).

Temp is the ambient temperature of the ADL5902 in degrees Celsius.

Slope is, typically, 4.9 mV/°C.

VTEMP is the voltage at the TEMP pin at that temperature.

MEASUREMENT MODE BASIC CONNECTIONS

The ADL5902 requires a single supply of nominally 5 V. The supply is connected to the two VPOS supply pins. These pins should each be decoupled using the two capacitors with values equal or similar to those shown in [Figure 45.](#page-18-1) These capacitors should be placed as close as possible to the VPOS pins.

An external 60.4 Ω resistor combines with the relatively high RF input impedance of the ADL5902 to provide a broadband 50 Ω match. An ac coupling capacitor should be placed between this resistor and INHI. The INLO input should be ac-coupled to ground using the same value capacitor. Because the ADL5902 has a minimum input operating frequency of 50 MHz, 100 pF ac coupling capacitors can be used.

The ADL5902 is placed in measurement mode by connecting VOUT to VSET. In measurement mode, the output voltage is proportional to the log of the rms input signal level.

Figure 45. Basic Connections for Operation in Measurement Mode

SETTING V_{TADJ}

As discussed in th[e Theory of](#page-14-0) Operation section, the output temperature drift must be compensated by applying a voltage to the TADJ pin. The compensating voltage varies with frequency. The voltage for the TADJ pin can be easily derived from a resistor divider connected to the VREF pin[. Table 5](#page-19-3) shows the recommended V_{TADJ} for operation from −40°C to +85°C, along with resistor divider values. Resistor values are chosen so that they neither pull too much current from VREF (VREF short-circuit current is 4 mA) nor are so large that the TADJ pin's bias current of 3 µA affects the resulting voltage at the TADJ pin.

SETTING V_{TGT}

As discussed in th[e Theory of](#page-14-0) Operation section, setting the voltage on VTGT to 0.8 V represents a compromise between achieving excellent rms compliance and maximizing dynamic range. The voltage on VTGT can be derived from the VREF pin using a resistor divider as shown [Figure 45.](#page-18-1) Like the resistors chosen to set the V_{TADI} voltage, the resistors setting V_{TGT} should have reasonable values that do not pull too much current from VREF or cause bias current errors. Also, attention should be paid to the combined current that VREF must deliver to generate the VTADJ and VTGT voltages. This current should be kept well below the VREF short-circuit current of 4 mA.

CHOOSING A VALUE FOR CLPF

CLPF provides the averaging function for the internal rms computation. Using the minimum value for CLPF allows the quickest response time to a pulsed waveform but leaves significant output noise on the output voltage signal. By the same token, a large filter cap reduces output noise but at the expense of response time.

For non response-time critical applications, a relatively large capacitor can be placed on the CLPF pin. In [Figure 45,](#page-18-1) a value of 10 µF is used. For most signal modulation schemes, this value ensures excellent rms measurement compliance and low residual output noise. There is no maximum capacitance limit for CLPF.

[Figure 46](#page-19-4) shows how output noise varies with C_{LPF} when the ADL5902 is driven by a single-carrier W-CDMA signal (Test Model TM1-64, peak envelope power = 10.56 dB, bandwidth = 3.84 MHz). With a 10 µF capacitor on CLPF, there is residual noise on V_{OUT} of 4.4 mV p-p, which is less than 0.1 dB error (assuming a slope of approximately 53 mV/dB).

Figure 46. Output Noise, Rise and Fall Times vs. CLPF Capacitance, Single-Carrier W-CDMA (TM1-64) at 2.14 GHz with PIN = 0 dBm

[Figure 46](#page-19-4) also shows how the response time is affected by the value of CLPF. To measure this, a RF burst at 2.14 GHz at −10 dBm was applied to the ADL5902. The 10% to 90% rise time and 90% to 10% fall time were then measured. It is notable that the fall time is much longer than the rise time. This can also be seen in the response time plots, [Figure 22,](#page-11-2) [Figure 23,](#page-11-3) [Figure 25,](#page-11-4) an[d Figure 26.](#page-11-5)

In applications where the response time is critical, a different approach to signal filtering can be taken. This is shown in [Figure 47.](#page-20-0) The capacitor on the CLPF pin is set to the minimum value that ensures that a valid rms computation has been performed. The job of noise removal is then handed off to an RC filter on the VOUT pin. This approach ensures that there is enough averaging to ensure good rms compliance and does not burden the rms computation loop with extra filtering that will significantly slow down the response time. By finishing the filtering process using an RC filter after VOUT, faster fall times can be achieved with an equivalent amount of output noise. It should be noted that the RC filter can also be implemented in the digital domain after the analog-to-digital converter.

Figure 47. Optimizing Setting Time and Residual Ripple

I[n Figure 47,](#page-20-0) C_{LPF} is equal to 10 nF. This value was experimentally determined to be the minimum capacitance that ensures good rms compliance when the ADL5902 is driven by a 1 C W-CDMA signal (TM1-64). This test was carried out by starting out with a large capacitance value on the CLPF pin (for example, 10 μ F). The value of V_{OUT} was noted for a fixed input power level (for example, -10 dBm). The value of C_{LPF} was then progressively reduced (this can be done with press-down capacitors) until the value of V_{OUT} started to deviate from its original value (this indicates that the accuracy of the rms computation is degrading and that CLPF is getting too small).

[Figure 48](#page-20-1) shows the resulting rise and fall times (signal is pulsed between off and -10 dBm) with C_{LPF} equal to 10 nF. A 2 k Ω resistor is placed in series with the VOUT pin, and the capacitance from this resistor to ground (CFILTER in [Figure 47\)](#page-20-0) is varied up to 1 µF.

Figure 48. Residual Ripple, Rise and Fall Times Using an RC Low-Pass Filter at VOUT, PIN = 0 dBm at 2.14 GHz

For large values of C_{FILTER}, the fall time is dramatically reduced compared to [Figure 46.](#page-19-4) This comes at the expense of a moderate increase in rise time.

As CFILTER is reduced, the fall time flattens out. This is because the fall time is now dominated by the 10 nF C_{LPF} which is present throughout the measurement.

[Table 6](#page-21-1) shows recommended minimum values of CLPF for popular modulation schemes, using just a single filter capacitor at the CLPF pin. Using lower capacitor values results in rms measurement errors. Output response time (10% to 90%) is also shown. If the output noise shown in [Table 6](#page-21-1) is unacceptably high, it can be reduced by

- **Increasing CLPF**
- Adding an RC filter at VOUT, as shown in [Figure 47](#page-20-0)
- Implementing an averaging algorithm after the ADL5902's output voltage has been digitized by an ADC

Modulation/Standard	Peak-Envelope Power	Signal Bandwidth	C_{LPF} (min)	Output Noise	Rise/Fall Time (10% to 90%)
W-CDMA, One-Carrier, TM1-64	10.56 dB	3.84 MHz	10nF	95 mV p-p	12/330 us
W-CDMA Four-Carrier, TM1-64, TM1-32, TM1-16. TM1-8	12.08 dB	18.84 MHz	5.6 nF	164 mV p-p	7/200 us
LTE, TM1 1CR 20 MHz (2048 Subcarriers, QPSK Subcarrier Modulation)	11.58 dB	20 MHz	1000 pF	452 mV p-p	1.3/38 us

Table 6. Recommended Minimum CLPF Values for Various Modulation Schemes

OUTPUT VOLTAGE SCALING

The output voltage range of the ADL5902 (nominally 0.3 V to 3.5 V) can be easily increased or decreased. There are a number of situations where adjustment of the output scaling makes sense. For example, if the ADL5902 is driving an analog-todigital converter (ADC) with a 0 V to 5 V input range, it makes sense to increase the detector's nominal maximum output voltage of 3.5 V so that it is closer to 5 V. This makes better use of the input range of the ADC and maximizes the resolution of the system in terms of bits/dB.

If only a part of the ADL5902's RF input power range is being used (for example, −10 dBm to −60 dBm), it may make sense to increase the scaling so that this reduced input range fits into the ADL5902's available output swing of 0 V to 4.8 V.

The output swing can also be reduced by simply adding a voltage divider on the output pin, as shown i[n Figure 49.](#page-21-2) Reducing the output scaling may be used when interfacing the ADL5902 to an ADC with a 0 V to 2.5 V input range.

The output voltage swing can be increased using a technique that is analogous to setting the gain of an op amp in noninverting mode with the VSET pin being the equivalent of the inverting input of the op amp.

Connecting VOUT to VSET results in the nominal 0 V to 3.5 V swing and a slope of approximately 53 mV/dB (this varies slightly with frequency)[. Figure 49](#page-21-2) an[d Table 7](#page-21-3) show the configurations for increasing the slope, along with recommended standard resistor values for particular input ranges and output swings.

Figure 49. Decreasing and Increasing Slope

Table 7. Output Voltage Range Scaling

Equation 17 is the general function that governs this.

$$
RI = (R2 \parallel R_{IN}) \left(\frac{V_o'}{V_o} - 1 \right) \tag{17}
$$

where:

VO is the nominal maximum output voltage (see [Figure 6](#page-8-2) through [Figure 18\)](#page-10-0).

V'O is the new maximum output voltage (for example, up to 4.8 V).

 R_{IN} is the VSET input resistance (72 kΩ).

When choosing R1 and R2, attention must be paid to the current drive capability of the VOUT pin and the input resistance of the VSET pin. The choice of resistors should not result in excessive current draw out of VOUT. However, making R1 and R2 too large is also problematic. If the value of R2 is compatible with the input resistance of the VSET input (72 k Ω), this input resistance, which will vary slightly from part to part, contributes to the resulting slope and output voltage. In general, the value of R2 should be at least ten times smaller than the input resistance of VSET. Values for R1 and R2 should, therefore, be in the 1 kΩ to 5 kΩ range.

It is also important to take into account part-to-part and frequency variation in output swing along with the ADL5902 output stage's maximum output voltage of 4.8 V. The Vour distribution is well characterized at major frequencies' bands in the [Typical Performance Characteristics](#page-8-0) section (see [Figure 6](#page-8-2) through [Figure 8,](#page-8-3) [Figure 12](#page-9-0) throug[h Figure 14,](#page-9-1) [Figure 18,](#page-10-0) and [Figure 19\)](#page-10-1). The resistor values in [Table 7,](#page-21-3) which were calculated based on 900 MHz performance, are conservatively chosen so that there is no chance that the output voltages exceed the ADL5902 output swing or the input range of a 0 V to 2.5 V and 0 V to 5 V ADC. Because the output swing does not vary much with frequency (it does start to drop off above 3 GHz), these values work for multiple frequencies.

SYSTEM CALIBRATION AND ERROR CALCULATION

The measured transfer function of the ADL5902 at 2.14 GHz is shown in [Figure 50,](#page-22-2) which contains plots of both output voltage vs. input amplitude (power) and calculated error vs. input level. As the input level varies from −62 dBm to +3 dBm, the output voltage varies from \sim 0.25 V to \sim 3.5 V.

Figure 50. 2.14 GHz Transfer Function, Using Various Calibration Techniques

Because slope and intercept vary from device to device, boardlevel calibration must be performed to achieve high accuracy. The equation for the idealized output voltage can be written as

$$
V_{\text{OUT(IDEAL)}} = \text{Slope} \times (P_{\text{IN}} - \text{Intercept}) \tag{18}
$$

where:

Slope is the change in output voltage divided by the change in input power (dB).

Intercept is the calculated input power level at which the output voltage is 0 V (note that *Intercept* is an extrapolated theoretical value not a measured value).

In general, calibration is performed during equipment manufacture by applying two or more known signal levels to the input of the ADL5902 and measuring the corresponding output voltages. The calibration points are generally within the linearin-dB operating range of the device.

With a two-point calibration, the slope and intercept are calculated as follows:

$$
Slope = (V_{OUT1} - V_{OUT2})/(P_{IN1} - P_{IN2})
$$
\n(19)

$$
Intercept = P_{INI} - (V_{OUTI}/Slope) \tag{20}
$$

After the slope and intercept are calculated and stored in nonvolatile memory during equipment calibration, an equation can be used to calculate an unknown input power based on the output voltage of the detector.

$$
P_{IN} (Unknown) = (V_{OUTI(MEASURED)}/Slope) + Intercept
$$
 (21)

The log conformance error is the difference between this straight line and the actual performance of the detector.

$$
Error (dB) = (V_{OUT(MEASURED)} - V_{OUT(IDEAL)}) / Slope
$$
 (22)

[Figure 50](#page-22-2) includes a plot of this error when using a two-point calibration (calibration points are 0 dBm and −40 dBm). The

error at the calibration points (in this case, −40 dBm and 0dBm) is equal to 0 by definition.

The residual nonlinearity of the transfer function that is apparent in the two-point calibration error plot can be reduced by increasing the number of calibration points[. Figure 50](#page-22-2) shows the postcalibration error plots for three-point and four-point calibrations. With a multipoint calibration, the transfer function is segmented, with each segment having its own slope and intercept. Multiple known power levels are applied, and multiple voltages are measured. When the equipment is in operation, the measured voltage from the detector is first used to determine which of the stored slope and intercept calibration coefficients are to be used. Then the unknown power level is calculated by inserting the appropriate slope and intercept into Equation 21.

[Figure 51](#page-22-3) shows the output voltage and error at 25°C and over temperature when a four-point calibration is used (calibration points are 0 dBm, −20 dBm, −45 dBm, and −60 dBm). When choosing calibration points, there is no requirement for, or value, in equal spacing between the points. There is also no limit to the number of calibration points used. However, using more calibration points increases calibration time.

Figure 51. 2.14 GHz Transfer Function and Error at +25°C, −40°C, and +85°C Using a Four-Point Calibration (0 dBm, −20 dBm, −45 dBm, −60 dBm)

The −40°C and +85°C error plots in [Figure 51](#page-22-3) are generated using the 25°C calibration coefficients. This is consistent with equipment calibration in a mass production environment where calibration at just a single temperature is practical.

HIGH FREQUENCY PERFORMANCE

The ADL5902 is specified to 6 GHz; however, operation is possible to as high as 9 GHz with sufficient dynamic range for many purposes. [Figure 52](#page-23-2) shows the typical V_{OUT} response and conformance error at 7 GHz, 8 GHz, and 9 GHz.

LOW FREQUENCY PERFORMANCE

The lowest frequency of operation of the ADL5902 is approximately 50 MHz. This is the result of the circuit design and architecture of the ADL5902.

DESCRIPTION OF CHARACTERIZATION

The general hardware configuration used for most of the ADL5902 characterization is shown i[n Figure 53.](#page-23-3) The ADL5902 was driven in a single-ended configuration for most characterization, except where noted.

Much of the data was taken using an Agilent E4438C signal source as a RF input stimulus. Several ADL5902 devices mounted on circuit boards constructed of Rodgers 3006 material were put into a test chamber simultaneously, and a Keithley S46 RF switching network connected the signal source to the appropriate device under test. The test chamber temperature was set to cycle over the appropriate temperature range. The signal source, switching, and chamber temperature were all controlled by a PC running Agilent VEE Pro.

The subsequent response to stimulus was measured with a voltmeter and the results stored in a database for analysis later. In this way, multiple ADL5902 devices were characterized over amplitude, frequency, and temperature in a minimum amount of time. The RF stimulus amplitude was calibrated up to the circuit board that carries the ADL5902, and, thus, it does not account for the slight losses due to the connector on the circuit board that carries the ADL5902 nor for the loss of traces on the circuit board. For this reason, there is a small absolute amplitude error (generally <0.5 dB) not accounted for in the characterization data, but this is generally not important because the ADL5902's relative accuracy is unaffected.

Figure 53. General Characterization Configuration

EVALUATION BOARD SCHEMATICS AND ARTWORK

Figure 54. Evaluation Board Schematic

Table 8. Evaluation Board Configuration Options

ASSEMBLY DRAWINGS

Figure 55. Evaluation Board Layout, Top Side

08218-060

Figure 56. Evaluation Board Layout, Bottom Side

082008-A

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

Figure 57. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-10) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08218-0-4/10(0)

www.analog.com

Rev. 0 | Page 28 of 28